单项选择题
A.output [3:0]sum;B.output [4:0]sum;C.output sum[3:0];D.output sum[4:0];
A.Block diagram /Schematic FileB.University Program VWFC.Verilog HDL FileD.VHDL File
A.ASB.PSC.JTAGD.AS 或JTAG